Abstract-A novel harmonic balance surrogate-based technique to create fast and accurate behavioral models predicting, in the early design stage, the performance of nonlinear analog devices during immunity tests is presented. The obtained immunity model hides the real netlist, reduces the simulation time, and avoids expensive and time-consuming measurements after tape-out, while still providing high accuracy. The model can easily be integrated into a circuit simulator together with additional subcircuits, e.g., board and package models, as such allowing to efficiently reproduce complete immunity test setups during the early design stage and without disclosing any intellectual property. The novel method is validated by means of application to an industrial case study, being an automotive voltage regulator, clearly showing the technique's capabilities and practical advantages.
I. INTRODUCTION
A DVANCED miniaturization and increasing complexity of integrated circuits (ICs) pose many electromagnetic compatibility (EMC) challenges for designers of modern microelectronic circuits. As radiated and conducted emission and immunity properties of microelectronic components must be precisely controlled, international EMC standards have been developed and are still evolving. For example, starting in 2002 the International Electrotechnical Commission (IEC) has been publishing families of standards for ICs, specifying measurement methods from 150 kHz to 1 GHz for emission [1] and immunity [2] .
Furthermore, EMC-aware application designers more and more demand emission and immunity models from their application-specific integrated circuit (ASIC) vendors. Such models enable them to make EMC assessments during the design phase, i.e., at a stage when modifications can be applied in limited time and with relatively small costs. Hence, recent research has been devoted to creating such models, in particular focusing on modeling the immunity of ICs to radio frequency (RF) noise during the direct power injection (DPI) test [3] . In [4] , the authors suggest to mimic the results of a DPI test of the manufactured IC by modeling the printed circuit board (PCB) using measured scattering parameters and concatenating them with a simplified circuit model of the IC. This allows us to approximately predict the performance of the circuit, provided it is not too complex. A second approach relies on performing DPI measurements and fitting a mathematical model to the collected data, using neural networks (NN) [5] - [7] . The obtained model hides the original netlist of the circuit, allowing the ASIC vendor to provide this model to the customers without disclosing any intellectual property (IP). The main drawback of this method is, however, that it requires manufacturing and measuring the IC to generate the model. Moreover, the model represents the behavior of the IC including the effect of the PCB and package. Hence, as there is no model available for the bare IC (die), the model is only valid for this particular DPI configuration. Another technique [8] , [9] proposes to use simulations that include the netlist of the IC and equivalent circuit models for the DPI test setup (signal generator, PCB, package, etc.) to predict measurement results. Since the model is based on simulated data, this method does not require manufacturing and measuring the IC, which speeds up the process and reduces the costs. The disadvantage lies in the usage of the original netlist of the IC, as for this reason, the method can only be used by the IC manufacturer himself, who does not want to share his IP.
In this paper, we propose a new technique to create an accurate immunity model of an analog IC, which can then be used within a complete immunity test setup. The novelty of our approach is twofold. First, the model relies on surrogates, constructed using artificial neural networks (ANN), which replace the real netlist, as such concealing the IP of the manufacturer. Second, the data are collected by means of harmonic balance (HB) simulations [10] , [11] , allowing us to model both the functional and the noisy behavior of the nonlinear circuit in the frequency domain, as such making it ideally suited for efficient immunity simulations such as DPI [3] , bulk current injection (BCI) [12] , [13] , etc. Hence, the immunity model can be used by both the ASIC designer and by the application designer. The former can use the model to make his/her IC more robust; the latter may rely on the model to take the necessary precautions, such as placing decoupling capacitors, at the board level. Moreover, since in the end the model is merely a mathematical expression, it can be evaluated very rapidly, allowing for efficient optimizations by, e.g., the board designer. This paper is organized as follows. In the next section, we propose the model architecture, which comprises several components (building blocks). Section III presents the construction of the surrogates for these model components, using ANNs. In Section IV, the generated surrogates are shown, as well as the complete immunity model. The model is further used in an application by integrating it into a popular circuit simulator, allowing us to validate the modeling accuracy and efficiency by first considering the bare IC and by further combining it with equivalent models for a typical PCB, used during a DPI test. Conclusions are summed up in Section V.
II. MODEL ARCHITECTURE
The complete procedure of constructing the immunity model consists of two steps. In the first step, described in this section, the immunity behavior of the circuit under study is carefully investigated by means of simulations. Based on the observations, an equivalent model architecture is proposed that allows us to mimic the EMC behavior of the investigated circuit. In the second step of the modeling process, described in detail in Section III, the crucial components of the suggested model architecture are replaced by surrogates.
Before proposing a model architecture, we first briefly describe how immunity tests for ICs are typically performed. In this paper, we are not considering transient tests, such as IEC 62215-2 synchronous transient injection [14] , but frequency domain tests, such as, e.g., IEC 62132-4 DPI [3] and IEC 62132-3 BCI [12] . For these EMC tests, the device-under-test (DUT), i.e., the IC, is placed on a PCB, together with all the components that are required to let this DUT function properly. Additionally, sinusoidal RF noise is injected into the DUT, while its performance is being monitored. The frequency and power of this RF noise are varied, following the specific EMC standard. For example, for the IEC 62132-4 DPI test [3] , the frequency is swept from 150 kHz to 1 GHz and the power is varied between 0 and 30 dBm. If the examined characteristics of the DUT remain within preset specifications for the complete frequency and power range, then the DUT passes the test. If not, the maximum power levels at which the DUT still functions properly are recorded, allowing the engineers to adapt the IC's circuitry or to take other precautions, e.g., at the board level.
With the technique proposed in this paper, a behavioral immunity model of the circuitry of the IC is constructed that accurately describes both the functional and the noisy behavior. The goal is that this model can then later be used within a complete setup of the EMC immunity test, such as DPI or BCI, and hence, specific modeling assumptions have to be made to achieve this goal (see further). To develop our technique an important test case has been chosen, i.e., an automotive voltage regulator (VR) that is being designed by Melexis Technologies N.V., Belgium. This novel DUT, which has not even been tapedout yet, is called MLXTC883 and its netlist consist integrated active and nonlinear components, i.e., 21 transistors, and 123 passive components (resistors and capacitors). This device has been especially selected because of its highly nonlinear behavior and to immediately demonstrate the accuracy and efficiency of our novel modeling method when applied to a state-of-theart commercial product. In its intended automotive application, the VR MLXTC883 is connected to a 5-V dc supply, which it converts into a stable 3.3-V dc output voltage. However, it is well known that VRs are susceptible to RF noise at their dc supply pin [15] , (note, however, that in [15] a simplified linear model was constructed). In the specific case of the MLXTC883, it is observed (see Section IV) that for particular values of noise frequency and power, a significant drop of the output voltage occurs.
To start constructing the immunity model of this IC, first, all necessary data are collected. Here, we opt to use Agilent's advanced design system (ADS) for this task using the circuit schematic depicted in Fig. 1 . The block that contains the entire netlist of the MLXTC883 VR is connected to a voltage source. This voltage source produces a waveform
which is the superposition of 1) the 5-V dc component V in,DC that is part of the circuitry necessary for the correct operation of the VRand 2) the sinusoidal RF noise, with a variable noise frequency f noise and amplitude V in,RF . This waveform (1) will allow us to construct a parameterized immunity model as described in the beginning of this section, i.e., allowing us to vary f noise and V in,RF , and is thus ideally suited for our goal. For this case study and as in an actual DPI test, we assume that the dc input voltage V in,DC is fixed as we want to concentrate on the immunity against an RF noise. By performing HB simulations for different values of f noise and V in,RF , a full analysis of the nonlinear circuit subjected to sinusoidal RF noise is performed. During the simulations, the voltage V out at the output pin is being observed as well as the input current I in . In general, apart from dc, all harmonics f noise , 2f noise , 3f noise , etc, can be observed and modeled. In practice, this will not always be necessary for our goal, which is an accurate description of an immunity test. For the presented case study, the higher order harmonics (f ≥ 2f noise ) of I in and V out can be ignored, as tests have shown that the influence of these harmonics is negligible. The results of one representative test are depicted in Fig. 2 , where the dc component and harmonics up to order five are shown for the input current and output voltage, using a noise magnitude V in,RF = 7 V and noise frequency f noise = 1 MHz. It is demonstrated in Fig. 2 (a) that all higher order harmonics of I in are at least 10 dB lower than the first harmonic. Hence, we will not consider these harmonics in our model. Moreover, no significant harmonics are found at the output of the VR [see Fig. 2(b) ] because of the inherent filtering characteristics of the circuit, which apparently behaves as a low-pass filter. This low-pass behavior can also be noticed in Fig. 2(c) , where we plot the time-domain voltage waveform at the output for this specific case. The higher order harmonics of the output voltage are indeed negligible as they cause less than 10 mV deviation of the signal from its dc component. Therefore, for the specific case of constructing an immunity model for the MLXTC883, at the input, the dc current and the first harmonic are recorded, approximating the total input current as follows:
Note that both the dc component I in,DC and the first harmonic I in,RF,1 depend on the noise frequency and amplitude indicating the nonlinear behavior of the VR. For a fixed V in,DC and a varying V in,RF , we now define input impedances of the voltage regulator for dc and the first harmonic as follows:
. (4) These input impedances constitute two essential components (building blocks) of our immunity model; because, during an immunity test (and also in its intended application), the RF noise is not delivered using a perfect voltage source nor is it directly connected to the VR. The input impedances (3) and (4) will make sure that the current I in flowing into the VR remains correct, also when a 50 Ω power source is used instead of a perfect voltage source and when the VR is packaged and placed on a PCB including additional components at its input (see Sections IV-C and IV-D). At the output, the dc output voltage is approximated as
modeling the nonlinear response of the voltage regulator in the presence of the injected RF noise, and representing the third essential component of our model. All this leads to the equivalent model architecture proposed in Fig. 3 . As the next stage that is connected to the output pin has a high impedance, both in its intended automotive application and in immunity test setups, the output pin may be considered as open. Therefore, the output impedance of the modeled VR does not influence the behavior of the circuit and, hence, it is not included in the model. Still, it is immediately clear that, if necessary, the model architecture can be extended by adding more components, such as an output impedance. Also, a larger number of pins and more harmonics could be taken into account, obviously increasing the model complexity and construction time [16] . However, in order not to complicate the matter and to clearly explain and illustrate our modeling paradigm, in this paper we further focus on the architecture of Fig. 3 . The validity of this architecture will be clearly demonstrated a posteriori in Section IV, where it is shown that it is perfectly suited to achieve our goal. In the next section, first, surrogates for the three model components R in,DC , Z in,RF,1 and V out,DC are created.
III. CONSTRUCTION OF SURROGATES
It has become more and more popular among electronic engineers to substitute a real circuit by a less computationally intensive approximation, called a surrogate [17] - [19] . This is mainly done because surrogates allow us to significantly expedite the simulations compared to the time needed to analyze the original circuitry, while still providing sufficient accuracy. Construction of such surrogates is, however, not always a trivial task, as it requires the careful selection of many model parameters, such as surrogate type, measure and error function, number of samples and sampling scheme, etc.
To reliably describe the functional and immunity behavior of the VR MLXTC883, surrogates for the three components V out,DC (f noise , V in,RF ), R in,DC (f noise , V in,RF ), and Z in,RF,1 (f noise , V in,RFin,RF ) are constructed. As surrogate type, ANNs are chosen, since they are much better suited to model functions with sharp nonlinearities than, for example, Krigingbased models and they require far less samples than classic interpolation techniques, as such yielding very compact models [20] , [21] . A five-fold cross-validation measure [22] is used to assess the accuracy of the surrogates. Cross-validation temporarily retrains a surrogate several times with different subsets of data (called folds) and assigns an error to each fold using an error criterion. The final accuracy is then obtained by taking the mean error over all folds. In this paper, the desired final accuracy error is set to 3 × 10 −3 for the surrogates of all components, which is sufficiently low for our needs (see Section IV). The error criterion, used to estimate the error of each fold, is calculated using the formula
In this equation, N fold is the number of samples in a particular fold. Variable s i is the ith sample value of either V out,DC , R in,DC , or Z in,RF,1 (depending on the surrogate that is being modeled), obtained by an HB simulation that was performed using the original netlist of the voltage regulator for a well-chosen tuple (f noise , V in,RF ). These sample tuples are selected in an adaptive way, as explained below. Variable s model,i represents the value of either V out,DC , R in,DC , or Z in,RF,1 returned by the constructed surrogate for the same sample tuple (f noise , V in,RF ). The weighting factor w i is assigned to the samples according to the rule
where 3.3 V is the desired value of V out,DC , i.e., the proper functional behavior in the absence of RF noise. By applying this kind of weighting (7), the modeling efforts are most focused toward the critical region around 3.3 V, where the VR just passes or fails an immunity test. Less attention is paid to regions where V out,DC really differs from 3.3 V, i.e., where the circuit fails badly anyway. In this way, the construction time of all surrogates is kept low, while still providing enough accuracy where needed. The initial surrogates are created starting from data obtained by a Latin hypercube design (LHD) [23] . In an LHD the design space is partitioned into an equal number of rows and columns. The samples are then chosen such that only one sample lies in each row and each column. Therefore, the LHD-based initial surrogates are constructed using samples that efficiently cover the complete design space. Still, this sampling is too sparse to provide a good modeling accuracy. Therefore, subsequently, the surrogates are updated by adding new samples selected by the highly adaptive Lola-Voronoi algorithm [24] . The local linear approximation (Lola) component of this sample selector locally checks the linearity of the modeled function. If nonlinear behavior is detected, Lola increases the number of samples in this region of the design space, to ensure high accuracy of the model. Additionally, to avoid leaving large areas of the design space undersampled, the algorithm uses Voronoi tessellation to further guarantee a sufficiently dense sampling in the complete design space.
It will also be shown in Section IV that the components R in,DC and Z in,RF,1 vary over a large range, extending several orders of magnitude. Therefore, surrogates can either be built for 1) R in,DC , Re(Z in,RF,1 ), and Im(Z in,RF,1 ) or 2) log 10 (R in,DC ), log 10 (Re(Z in,RF,1 )), and log 10 (−Im(Z in,RF,1 )). The former surrogates will be called "linearly scaled surrogates" in Section IV. The latter are called "logarithmically scaled surrogates," and their modeling range is obviously much reduced, thanks to the logarithmic compression. Note also that, as the imaginary part of Z in,RF,1 is always negative for this VR, a pertinent change of sign is introduced before compressing.
IV. RESULTS

A. Surrogates
The Lola-Voronoi sampling algorithm adaptively selected 252 samples in the (f noise , V in,RF ) design space. For these samples, HB analyses are performed in ADS (see Fig. 1 ) and the surrogates for R in,DC , Z in,RF,1 and V out,DC are constructed, all simultaneously reaching the desired cross-validation target accuracy of 3 × 10 −3 . All applied ANN surrogates comprise an input and an output layer as well as two hidden layers, for which the number of neurons varies from three to ten, depending on the nonlinearity of the modeled parameter. By means of example, the complete expression for R in,DC is given in the Appendix. The complete process took 4 h 51 min on a computer with an Intel(R) Core(TM)2 Quad Q6700 CPU @ 2.67 GHz, 8 GB of RAM, and a 64-bit Windows Vista operating system. The results of this surrogate modeling process are shown in Fig. 4 , where the black dots indicate the samples obtained by ADS using the original netlist of the MLXTC883 and the colored surface plots represent the ANN surrogates. As observed from Fig. 4(a) , at lower frequencies, V out,DC rapidly decreases when the magnitude of the RF noise increases above 5 V. For frequencies higher than 100 MHz, the VR exhibits better immunity characteristics. Indeed, in that region V out,DC remains stable despite the presence of the noise. Note that for clarity of the figures, in Fig. 4(b), (c), and (d) , the values are displayed in a logarithmic scale. Hence, as already stated in Section III, the dc input impedance [see Fig. 4(b) ] varies over quite a large range, but always remaining rather high. From Fig. 4 (c) and (d), depicting the real and minus the imaginary part of Z in,RF,1 , respectively, it becomes apparent that this impedance also varies over a very large range, going from very high to very low values with increasing frequency.
B. Model Verification-Bare Voltage Regulator
We now integrate the model architecture of Fig. 3 , where the components R in,DC , Z in,RF,1 , and V out,DC are replaced by their ANN surrogates, into the circuit simulator ADS (see Fig. 5 ), using the frequency-domain defined device (FDD) block (in contrast to [25] and [26] , where a time-domain suited symbolically defined device (SDD) block is used). It is important to mention here that this FDD block allows us to describe current and voltage spectral values for nonlinear circuits defined by the user, as such making it ideal for the very efficient implementation of frequency domain immunity models, as envisaged in this paper and often required in industry.
Several immunity models using different settings for the construction of the surrogates were tested and an exemplary comparison of the V out,DC characteristics is presented in Fig. 6 . In this case, the magnitude of the RF noise is fixed to 10 V and the frequency f noise is swept from 150 kHz to 1 GHz (as prescribed in, e.g., [3] and [12] for the DPI and BCI test, respectively). The red line in Fig. 6(a) represents the data obtained using the original MLXTC883 netlist. The blue line with squares ( ) shows the scenario where the immunity model consists of ANN surrogates that were created without applying additional weighting factors (7), i.e., w i = 1 in (6) for all i, and where the input impedances are modeled on a linear scale. The black line with crosses (X) depicts the immunity model case where the surrogates for the input impedances were constructed on a logarithmic scale, as such hugely compressing the modeling range, but still all samples are weighted equally (w i = 1). The green line with circles (•) presents the immunity model when applying logarithmic compression for the input impedances and the additional weighting factors (7). As observed from Fig. 6(b) , where the relative error between the three models and the results from the original netlist are shown, compressing the modeling range of the impedances reduces the maximal relative error from about 18.5% (the blue line with ) to 9% (the black line with X). Moreover, focusing the sample selector on the critical areas by adopting the weights (7), additionally reduces the maximal relative error to 6.5% (the green line with •), and, more importantly, at the lowest and at the highest frequencies, where the VR (almost) exhibits the desired 3.3 V output behavior, the relative error decreases to 1%. Therefore, the model represented by the green line, with logarithmic compression and additional weighting, is considered to be the best one. For illustration purposes, we also show in Fig. 6 (c) a model that is constructed using logarithmically compressed surrogates with weights (7), but based on a larger number of samples N = 897. This leads to a further reduction in maximal relative error down to 2.5% and the error value at higher frequencies decreases below 0.5%. However, for our purposes, the model based on 252 samples provides satisfactory accuracy, and, therefore, it is further used in the examples given in Sections IV-C and IV-D.
As a first indication of the efficiency, we mention here that the total time needed to obtain these results from Fig. 6 using the original netlist equals 50.2 s, whereas it only takes 1.5 s when using the surrogate-based immunity model. So, for this small example, a speed-up factor of more than 30 is obtained. Of course, the surrogates need to be created first, but this can happen offline, and once available they can be reused many times for evaluation and optimization purposes (see below).
C. Application Example 1-VR Within a DPI Test
As an application example, the original netlist of the VR MLXTC883 and its surrogate-based immunity model are used within a setup mimicking a DPI test. A schematic of such a DPI setup is shown in Fig. 7(a) . As also prescribed in [3] , itself, placed on a PCB, a bias tee allowing us to provide the dc supply and to inject the RF noise via a subminiature version-A (SMA) connector, and a decoupling network, here represented by a large resistor R, for monitoring the DUT's behavior. Additionally, although not a part of the DPI setup, decoupling capacitors at the input can be leveraged to improve the immunity behavior, as will be demonstrated in Section IV-D. In Fig. 7(b) , it is shown how such a DPI setup is implemented in ADS. In this paper, for illustration purposes, the VR is connected to a simplified package model, consisting of 1 nH inductors. More elaborate package models can of course also be used. To accurately incorporate the influence of the typical DPI PCB on which the packaged VR is placed, an advanced model is used, by adopting the EM/circuit cosimulation technique described in [27] . Thereto, first the unpopulated PCB is analyzed in terms of its pertinent scattering parameters by means of a full-wave simulation in ADS -Momentum. Next, these scattering parameters are imported into the circuit simulator and combined with dedicated models for the lumped components, and also with the packaged DUT. The bias tee consists here of a dc blocking capacitor AVX Z5U 08055E223MAT2A with nominal value C = 22 nF and a dc feeding inductor (Ferroperm Type 1583 RF choke) with nominal value L = 47μH. These real lumped components that also include parasitic effects were selected according to the suggestions given in [27] , as they lead to compliance with the requirements described in [3] concerning the RF power injection path. Finally, an RF voltage source provides the RF noise and a dc voltage source, together with its capacitor (GCM1885C1H331JA16) of 330 pF, biases the IC with 5 V. The behavior of the IC is monitored, specifically its dc output voltage, using a resistor of 1kΩ as decoupling network.
In Fig. 8 , the typical test results from such a classic DPI test are shown presenting the maximum value of the RF noise power (in dBm) that the IC can withstand without going out of spec. Here, this specification is as follows: the VR is considered to behave appropriately, if the dc output voltage remains within the range [3.2 V, 3.4 V], so i.e., no more than 100 mV difference from the desired 3.3 V value is allowed [which now also explains the choices of the weighting factors (7)]. The results of this simulated DPI test show excellent agreement between the data obtained by using the original VR netlist and the surrogate-based immunity model. At 150 kHz, according to the original netlist, the IC withstands 19 dBm and still operates correctly, while the surrogate-based model returns 18 dBm as a maximal acceptable value of the RF noise power. For the large frequency range from 500 kHz till 100 MHz this value decreases to less than 14 dBm, according to both setups. For frequencies higher than 300 MHz, the IC fully passes the DPI test, as it withstands 30 dBm of RF noise. To obtain the results of this test, the simulation time, using the setup with the original netlist, is 2913.8 s, whereas the simulation time when using the surrogate-based model equals only 32.6 s. Hence, a considerable speed-up factor of 90 is obtained.
D. Application Example 2-VR Within a DPI Test Setup With Additional Decoupling Capacitor at Its Input
The surrogate-based models can now also be used to rapidly verify the effect of EMC precautions taken at the board level. To demonstrate this, in this example, an additional decoupling capacitor GCM188R71E682KA37 of 6.8 nF is placed at the input pin, as shown in Fig. 7 , leading unwanted RF noise to ground. The simulation of the DPI test is repeated for the original netlist and the behavioral immunity model, and the results are presented in Fig. 9 . Again, a very good agreement between both results is achieved. It is clearly observed that the decoupling capacitor significantly improves the immunity. The DPI test is passed starting from 3 MHz up to 1 GHz. However, the circuit with this decoupling capacitor still cannot fulfill the standard requirements of 30 dBm within the 150 KHz-3 MHz range. To fully pass the DPI test, additional capacitors with optimal values need to be added, or additional expensive components such as ferrite beads need to be placed on the board or the VR circuitry itself needs to be adapted in order to decrease its susceptibility. The surrogate-based immunity model can help, already during this early design phase, to explore the best and most cost-efficient options for both the ASIC manufacturer, who is responsible for the ASIC, and the customer, who uses this device at the board and system level within its intended application.
V. CONCLUSION
A novel technique to generate reliable immunity models of nonlinear analog circuits has been presented. The method leverages harmonic balance analysis and surrogate modeling to create a behavioral immunity model of the IC, as such hiding the IP and significantly speeding up the simulation process, while maintaining high accuracy. A representative test case of an analog, highly nonlinear VR for automotive purposes was selected, for which the model construction parameters have been carefully investigated and optimal settings have been selected ensuring high precision and efficiency. The model was readily integrated into a circuit simulator, which allowed its validation and application. Since the surrogates are created merely by means of simulated data, the proposed approach allows using the model in the early design phase of the circuit, without performing expensive and time-consuming measurements. Indeed, it was shown that implementation of the model of the VR within a IEC62132-4 DPI setup, with and without additional decoupling capacitor, returns accurate and meaningful results in a very efficient way, compared to using the full original netlist. This confirms the usefulness of the proposed technique for industrial applications. Additionally, the model architecture can be extended to, e.g., simultaneously investigate RF noise signals at several pins of an IC or to include more harmonics at the pins. Obviously, by increasing the complexity of the model architecture and by incorporating a higher number of input parameters, the total construction time can also increase rapidly. 
APPENDIX
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